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The higher resolutions and new functionality of video applications increase their throughput and processing requirements. In
contrast, the energy and heat limitations of mobile devices demand low-power video cores. We propose a memory and communi-
cation centric design methodology to reach an energy-eﬃcient dedicated implementation. First, memory optimizations are com-
bined with algorithmic tuning. Then, a partitioning exploration introduces parallelism using a cyclo-static dataflow model that
also expresses implementation-specific aspects of communication channels. Towards hardware, these channels are implemented
as a restricted set of communication primitives. They enable an automated RTL development strategy for rigorous functional ver-
ification. The FPGA/ASIC design of an MPEG-4 Simple Profile video codec demonstrates the methodology. The video pipeline
exploits the inherent functional parallelism of the codec and contains a tailored memory hierarchy with burst accesses to external
memory. 4CIF encoding at 30 fps, consumes 71mW in a 180 nm, 1.62V UMC technology.
Copyright © 2007 Kristof Denolf et al. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. INTRODUCTION
New video appliances, like cellular videophones and digi-
tal cameras, not only oﬀer higher resolutions, but they also
support the latest coding/decoding techniques utilizing ad-
vanced video tools to improve the compression performance.
These two trends continuously increase the algorithmic com-
plexity and the throughput requirements of video coding ap-
plications and complicate the challenges to reach a real-time
implementation. Moreover, the limited battery power and
heat dissipation restrictions of portable devices create the de-
mand for a low-power design of multimedia applications.
Their energy eﬃciency needs to be evaluated from the system
including the oﬀ-chip memory, as its bandwidth and size has
a major impact on the total power consumption and the final
throughput.
In this paper, we propose a dataflow oriented design ap-
proach for low-power block based video processing and ap-
ply it to the design of a MPEG-4 part 2 Simple Profile video
encoder. The complete flow has a memory focus motivated
by the data dominated nature of video processing, that is, the
data transfer and storage has a major impact on the energy
eﬃciency and on the achieved throughput of an implementa-
tion [1–3]. We concentrate on establishing the overall design
flow and show how previously published design steps and
concepts can be combined with the parallelization and ver-
ification support. Additionally, the barrier to the high energy
eﬃciency of dedicated hardware is lowered by an automated
RTL development and verification environment reducing the
design time.
The energy eﬃciency of a real-time implementation de-
pends on the energy spent for a task and the time bud-
get required for this task. The energy delay product [4] ex-
presses both aspects. The nature of the low-power techniques
and their impact on the energy delay product evolve while
the designer goes through the proposed design flow. The
first steps of the design flow are generic (i.e., applicable to
other types of applications than block-based video process-
ing). They combine memory optimizations and algorithmic
tuning at the high-level (C code) which improve the data
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locality and reduce the computations. These optimizations
improve both factors of the energy delay product and prepare
the partitioning of the system. Parallelization is a well-known
technique in low-power implementations: it reduces the de-
lay per task while keeping the energy per task constant. The
partitioning exploration step of the design flow uses a Cyclo-
Static DataFlow (CSDF, [5]) model to support the buﬀer ca-
pacities sizing of the communication channels between the
parallel tasks. The queues implementing these communica-
tion channels restrict the scope of the design flow to block
based processing as they mainly support transferring blocks
of data. The lowest design steps focus on the development
of dedicated hardware accelerators as they enable the best
energy-eﬃciency [6, 7] at the cost of flexibility. Since spe-
cialized hardware reduces the overhead work a more general
processor needs to do, both energy and performance can be
improved [4]. For the MPEG-4 Simple Profile video encoder
design, applying the proposed strategy results in a fully ded-
icated video pipeline consuming only 71mW in a 180 nm,
1.62V technology when encoding 4CIF at 30 fps.
This paper is organized as follows. After an overview of
related work, Section 3 introduces the methodology. The re-
maining sections explain the design steps in depth and how
to apply them on the design of a MPEG-4 Simple Profile
encoder. Section 4 first introduces the video encoding al-
gorithm, and then sets the design specifications and sum-
marizes the high-level optimizations. The resulting localized
system is partitioned in Section 5 by first describing it as a
CSDF model. The interprocess communication is realized by
a limited set of communication primitives. Section 6 devel-
ops for each process a dedicated hardware accelerator using
the RTL development and verification strategy to reduce the
design time. The power eﬃciency of the resulting video en-
coder core is compared to state of the art in Section 7. The
conclusions are the last section of the paper.
2. RELATED WORK
The design experiences of [8] on image/video processing in-
dicate the required elements in rigorous design methods for
the cost eﬃcient hardware implementation of complex em-
bedded systems: higher abstraction levels and extended func-
tional verification. An extensive overview of specification,
validation, and synthesis approaches to deal with these as-
pects is given in [9]. The techniques for power aware system
design [10] are grouped according to their impact on the en-
ergy delay product in [4]. Our proposed design flow assigns
them to a design step and identifies the appropriate models.
It combines and extends known approaches and techniques
to obtain a low-power implementation.
The Data Transfer and Storage Exploration (DTSE) [11,
12] presents a set of loop and dataflow transformations, and
memory organization tasks to improve the data locality of
an application. In this way, the dominating memory cost
factor of multimedia processing is tackled at the high level.
Previously, we combined this DTSE methodology with algo-
rithmic optimizations complying with the DTSE rules [13].
This paper also makes extensions at the lower levels with a
partitioning explorationmatched towards RTL development.
Overall, we now have a complete design flow dealing with the
dominant memory cost of video processing focused on the
development of dedicated cores.
Synchronous Dataflow (SDF, [14]) and Cyclo-Static
Dataflow (CSDF, [5]) models of computation match well
with the dataflow dominated behavior of video processing.
They are good abstractionmeans to reason on the parallelism
required in a high-throughput implementation. Other works
make extensions to (C)SDF to describe image [15] and video
[16, 17] applications. In contrast, we use a specific interpreta-
tion that preserves all analysis potential of the model. Papers
describing RTL code generation from SDF graphs use either
a centralized controller [18–20] or a distributed control sys-
tem [21, 22]. Our work belongs to the second category, but
extends the FIFO channels with other communication prim-
itives that support our extensions to CSDF and also retain the
eﬀect of the high-level optimizations.
The selected and clearly defined set of communication
primitives is the key element of the proposed design flow. It
allows to exploit the principle of separation of communica-
tion and computation [23] and enables an automated RTL
development and verification strategy that combines simula-
tion with fast prototyping. The Mathworks Simulink/Xilinx
SystemGenerator has a similar goal at the level of datapaths
[24]. Their basic communication scheme can benefit from
the proposed communication primitives to raise the abstrac-
tion level. Other design frameworks oﬀer simulation and
FPGA emulation [25], with improved signal visibility in [26],
at diﬀerent abstraction levels (e.g., transaction level, cycle
true and RTL simulation) that trade accuracy for simulation
time. Still, the RTL simulation speed is insuﬃcient to sup-
port exhaustive testing and the behavior of the final system
is not repeated at higher abstraction levels. Moreover, there
is nomethodological approach for RTL development and de-
bug. Amer et al. [27] describes upfront verification using Sys-
temC and fast prototyping [28] on an FPGA board, but the
coupling between both environments is not explained.
The comparison of the hardware implementation results
of building aMPEG-4 part 2 Simple Profile video encoder ac-
cording to the proposed design flow is described in Section 7.
3. DESIGN FLOW
The increasing complexity of modern multimedia codecs or
wireless communications makes a direct translation from C
to RTL-level impossible: it is too error-prone and it lacks a
modular verification environment. In contrast, refining the
system through diﬀerent abstraction levels covered by a de-
sign flow helps to focus on the problems related to each de-
sign step and to evolve gradually towards a final, energy ef-
ficient implementation. Additionally, such design approach
shortens the design time: it favors design reuse and allows
structured verification and fast prototyping.
The proposed design flow (Figure 1) uses diﬀerent mod-
els of computation (MoC), adapted to the particular design
step, to help the designer reasoning about the properties of
the system (like memory hierarchy, parallelism, etc.) while a
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Figure 1: Diﬀerent design stages towards a dedicated embedded
core.
programming model (PM) provides the means to describe
it. The flow starts from a system specification (typically pro-
vided by an algorithm group or standardization body like
MPEG) and gradually refines it into the final implementa-
tion: a netlist with an associated set of executables. Two ma-
jor phases are present: (i) a sequential phase aiming to reduce
the complexity with a memory focus and (ii) a parallel phase
in which the application is divided into parallel processes and
mapped to a processor or translated to RTL.
The previously described optimizations [11, 13] of the
sequential phase transform the application into a systemwith
localized data communication and processing to address the
dominant data cost factor of multimedia. This localized be-
havior is the link to the parallel phase: it allows to extract a
cyclo-static dataflow model to support the partitioning (see
Section 5.1) and it favors small data units perfectly fitting the
block FIFO of the limited but suﬃcient set of Communi-
cation Primitives (CPs, Section 5.2) supporting interprocess
data transfers. At the lower level, these CPs can be realized
as zero-copy communication channels to limit their energy
consumption.
The gradual refinement of the system specification as ex-
ecutable behavioral models, described in a well-defined PM,
yields a reference used throughout the design that, combined
with a testbench, enables profound verification in all steps.
Additionally, exploiting the principle of separation of com-
munication and computation in the parallel phase, allows a
structured verification through a combination of simulation
and fast prototyping (Section 6).
3.1. Sequential phase
The optimizations applied in this first design phase are per-
formed on a sequential program (often C code) at the higher
design-level oﬀering the best opportunity for the largest
complexity reductions [4, 10, 29]. They have a positive eﬀect
on both terms of the energy delay product and are to a cer-
tain degree independent of the final target platform [11, 13].
The ATOMIUM tool framework [30] is used intensively in
this phase to validate and guide the decisions.
Preprocessing and analysis (see Section 4)
The preprocessing step restricts the reference code to the
required functionality given a particular application profile
and prepares it for a meaningful first complexity analysis that
identifies bottlenecks and initial candidates for optimization.
Its outcome is a golden specification. During this first step,
the testbench triggering all required video tools, resolutions,
framerates, and so forth is fixed. It is used throughout the de-
sign for functional verification and it is automated by scripts.
High-level optimizations (see Section 4)
This design step combines algorithmic tuning with dataflow
transformations at the high-level to produce a memory-
optimized specification. Both optimizations aim at (1) re-
ducing the required amount of processing, (2) introducing
data locality, (3) minimizing the data transfers (especially
to large memories), and (4) limiting the memory footprint.
To also enable data reuse, an appropriate memory hierarchy
is selected. Additionally, the manual rewriting performed in
this step simplifies and cleans the code.
3.2. Parallel phase
The second phase selects a suited partitioning and translates
each resulting process to HDL or optimizes it for a chosen
processor. Introducing parallelism keeps the energy per oper-
ation constant while reducing the delay per operation. Since
the energy per operation is lower for decreased performance
(resulting from voltage-frequency scaling), the parallel solu-
tion will dissipate less power than the original solution [4].
Dedicated hardware can improve both energy and perfor-
mance. Traditional development tools are completed with
the automated RTL environment of Section 6.
Partitioning (see Section 5)
The partitioning derives a suited split of the application in
parallel processes that, together with the memory hierar-
chy, defines the system architecture. The C model is reorga-
nized to closely reflect this selected structure. The buﬀer sizes
of the interprocess communication channels are calculated
based on the relaxed cyclo-static dataflow [5] (Section 5.1)
MoC. The PM is mainly based on a message passing system
and is defined as a limited set of communication primitives
(Section 5.2).
RTL development and software tuning (see Section 6)
The RTL describes the functionality of all tasks in HDL and
tests each module including its communication separately to
verify the correct behavior (Section 6). The software (SW)
tuning adapts the remaining code for the chosen processor(s)
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Table 1: Characteristics of the video sequences in the applied testbench.
Test sequence Frame rates Frame sizes Bitrates (bps)
Mother & daughter 15, 30 QCIF, CIF 75 k, 100 k, 200 k
Foreman 15, 30 QCIF, CIF 200 k, 400 k, 800 k
Calendar & mobile 15, 30 QCIF, CIF 500 k, 1.5M, 3M
Harbour 15, 30 QCIF, CIF, 4CIF 100 k, 500 k, 2M
Crew 15, 30 QCIF, CIF, 4CIF 200 k, 1M, 4M, 6M
City 15, 30 QCIF, CIF, 4CIF 200 k, 1M, 4M, 6M
through processor specific optimizations. The MoC for the
RTL is typically a synchronous or timed one. The PM is the
same as during the partitioning step but is expressed using
an HDL language.
Integration (see Section 6)
The integration phase first combines multiple functional
blocks gradually until the complete system is simulated and
mapped on the target platform.
4. PREPROCESSING AND HIGH-LEVEL
OPTIMIZATIONS
The proposed design flow is further explained while it is
applied on the development of a fully dedicated, scalable
MPEG-4 part 2 Simple Profile video codec. The encoder
and decoder are able to sustain, respectively, up to 4CIF
(704 × 576) at 30 fps and XSGA (1280 × 1024) at 30 fps or
any multistream combination that does not supersede these
throughputs. The similarity of the basic coding scheme of a
MPEG-4 part 2 video codec to that of other ISO MPEG and
ITU-T standards (even more recent ones) makes it a relevant
driver to illustrate the design flow.
After a brief introduction to MPEG-4 video coding, the
testbench and the high-level optimizations are briefly de-
scribed in this section. Only the parallel phase of the encoder
design is discussed in depth in the rest of the paper. Details on
the encoder sequential phase are given in [13]. The decoder
design is described in [31].
The MPEG-4 part 2 video codec [32] belongs to the class
of lossy hybrid video compression algorithms [33]. The ar-
chitecture of Figure 5 also gives a high-level view of the en-
coder. A frame is divided in macroblocks, each containing
6 blocks of 8 × 8 pixels: 4 luminance and 2 chrominance
blocks. The Motion Estimation (ME) exploits the temporal
redundancy by searching for the best match for each new
input block in the previously reconstructed frame. The mo-
tion vectors define this relative position. The remaining error
information after Motion Compensation (MC) is decorre-
lated spatially using a DCT transform and is then Quantized
(Q). The inverse operations Q−1 and IDCT (completing the
texture coding chain) and the motion compensation recon-
struct the frame as generated at the decoder side. Finally, the
motion vectors and quantized DCT coeﬃcients are variable
length encoded. Completed with video header information,
they are structured in packets in the output buﬀer. A rate
control algorithm sets the quantization degree to achieve a
specified average bitrate and to avoid over or under flow of
this buﬀer. The testbench described Table 1 is used at the dif-
ferent design stages. The 6 selected video samples have diﬀer-
ent sizes, framerates and movement complexities. They are
compressed at various bitrates. In total, 20 test sequences are
defined in this testbench.
The software used as system specification is the verifi-
cation model accompanying MPEG-4 part 2 standard [34].
This reference contains all MPEG-4 Video functionality, re-
sulting in oversized C code (around 50 k lines each for an
encoder or a decoder) distributed over many files. Applying
automatic pruning with ATOMIUM extracts only the Simple
Profile video tools and shrinks the code to 30% of its original
size.
Algorithmic tuning
Exploits the freedom available at the encoder side to trade
a limited amount of compression performance (less than
0.5 dB, see [13]) for a large complexity reduction. Two types
of algorithmic optimization are applied: modifications to en-
able macroblock based processing and tuning to reduce the
required processing for each macroblock. The development
of a predictive rate control [35], calculating the mean abso-
lute deviation by only using past information belongs to the
first category. The development of directional squared search
motion estimation [36] and the intelligent block processing
in the texture coding [13] are in the second class.
Memory optimizations
In addition to the algorithmic tuning reducing the ME’s
number of searched positions, a two-level memory hierarchy
(Figure 2) is introduced to limit the number of accesses to the
large frame sized memories. As the ME is intrinsically a lo-
calized process (i.e., the matching criterion computations re-
peatedly access the same set of neighboring pixels), the heav-
ily used data is preloaded from the frame-sized memory to
smaller local buﬀers. This solution is more eﬃcient as soon
as the cost of the extratransfers is balanced by the advantage
of using smaller memories. The luminance information of
the previous reconstructed frame required by the motion es-
timation/compensation is stored in a buﬀerY. The search area
buﬀer is a local copy of the values repetitively accessed dur-
ing the motion estimation. This buﬀer is circular in the hor-
izontal direction to reduce the amount of writes during the















Figure 2: Two-level memory hierarchy enabling data reuse on the
motion estimation and compensation path.
updating of this buﬀer. Both chrominance components have
a similar buﬀerU/V to copy the data of the previously recon-
structed frame needed by the motion compensation. In this
way, the newly codedmacroblocks can be immediately stored
in the framememory and a single reconstructed frame is suf-
ficient to support the encoding process. This reconstructed
frame memory has a block-based data organization to en-
able burst oriented reads and writes. Additionally, skipped
blocks with zero motion vectors do not need to be stored in
the single reconstructed framememory, as its content did not
change with respect to the previous frame.
To further increase data locality, the encoding algorithm
is organized to support macroblock-based processing. The
motion compensation, texture coding, and texture update
work on a block granularity. This enables an eﬃcient use
of the communication primitives. The size of the blocks in
the block FIFO queues is minimized (only blocks or mac-
roblocks), oﬀ-chip memory accesses are reduced as the re-
constructed frame is maximally read once and written once
per pixel and its accesses are grouped in bursts.
5. PARTITIONING EXPLORATION
The memory-optimized video encoder with localized be-
havior mainly processes data structures (e.g., (macro)blocks,
frames) rather than individual data samples as in a typi-
cal DSP system. In such a processing environment the use
of dataflow graphs is a natural choice. The next subsection
briefly introduces Cyclo-Static DataFlow (CSDF) [5], ex-
plains its interpretation and shows how buﬀer sizes are cal-
culated. Then the set of CPs supporting this CSDF model are
detailed. Finally, the partitioning process of the encoder is
described.
5.1. Partitioning using cyclo-static
dataflow techniques
CSDF is an extension of Static DataFlow (SDF, [14]). These
dataflow MoCs use graphical dataflow to represent the ap-
plication as a directed graph, consisting of actors (processes)
and edges (communication) between them [37]. Each actor
produces/consumes tokens according to firing rules, specify-
ing the amount of tokens that need to be available before the
actor can execute (fire). This number of tokens can change
periodically resulting in a cyclo-static behavior.
The data-driven operation of a CSDF graph allows for an
automatic synchronization between the actors: an actor can-
not be executed prior to the arrival of its input tokens. When
a graph can run without a continuous increase or decrease
of tokens on its edges (i.e., with finite buﬀers) it is said to be
consistent and live.
5.1.1. CSDF interpretation
To correctly represent the behavior of the final implemen-
tation, the CSDF model has to be build in a specific way.
First, the limited size and blocking read and blocking write
behavior of the synchronizing communication channels (see
Section 5.2), are expressed in CSDF by adding a backward
edge representing the available buﬀer space [37]. In this way,
firing an actor consists of 3 steps: (i) acquire: check the avail-
ability of the input tokens and output tokens buﬀer space,
(ii) execute the code of the function describing the behavior
of the actor (accessing the data in the container of the actor)
and (iii) release: close the production of the output tokens
and the consumption of the input tokens.
Second, as the main focus of the implementation eﬃ-
ciency is on the memory cost, the restrictions on the edges
are relaxed: partial releases are added to the typically ran-
dom accessible data in the container of a token. These par-
tial releases enable releasing only a part of the acquired tokes
to support data re-use. A detailed description of all relaxed
edges is outside the scope of this paper. Section 5.2 realizes
the edges as two groups: synchronizing CPs implementing
the normal CSDF edges and nonsynchronizing CPs for the
relaxed ones.
Finally, the monotonic behavior of a CSDF graph [38]
allows to couple the temporal behavior of the model to the
final implementation. This monotonic execution assures that
smaller Response Times (RTs) of actors can only lead to an
equal or earlier arrival of tokens. Consequently, if the buﬀer
size calculation of the next section is based on worst-case RTs
and if the implemented actor never exceeds this worst-case
RT, then throughput of the implementation is guaranteed.
5.1.2. Buffer size calculation
Reference [5] shows that a CSDF-graph is fully analyzable at
design time: after calculating the repetition vector q for the
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Op mode: NOP, read, write, commit
Figure 3: The block FIFO synchronizing communication primitive.
consistency check and determining a single-processor sched-
ule to verify deadlock freedom, a bounded memory analysis
can be performed.
Such buﬀer length calculation depends on the desired
schedule and the response times of the actors. In line with the
targeted fully dedicated implementation, the desired sched-
ule operates in a fully parallel and pipelined way. It is as-
sumed that every actor runs on its own processor (i.e., no
time multiplexing and suﬃcient resources) to maximize the
RT of each actor. This inherently eases the job of the designer
handwriting the RTL during the next design step and yields
better synthesis results. Consequently, the RT of each actor A
is inversely proportional to its repetition rate qA and can be




Under these assumptions and with the CSDF interpre-
tation presented above, the buﬀer size equals the maximum
amount of the acquired tokens while executing the desired
schedule. Once this buﬀer sizing is completed, the system has
a self-timed behavior.
5.2. Communication primitives
The communication primitives support the inter- ac-
tor/process(or) communication and synchronization meth-
ods expressed by the edges in the CSDF model. They form a
library of communication building blocks for the program-
ming model that is available at the diﬀerent abstraction lev-
els of the design process. Only a limited set of strictly defined
CPs are suﬃcient to support a video codec implementation.
This allows to exploit the principle of separation of commu-
nication and computation [23] in two ways: first to create
and test the CPs separately and second to cut out a functional
module at the borders of its I/O (i.e., the functional compo-
nent and its CPs) and develop and verify it individually (see
Section 6). In this way, functionality in the high-level func-
tional model can be isolated and translated to lower levels,
while the component is completely characterized by the in-
put stimuli and expected output.
All communication primitives are memory elements that
can hold data containers of the tokens. Practically, depending
on the CP size, registers or embedded RAM implement this
storage. Two main groups of CPs are distinguished: synchro-
nizing and nonsynchronizing CPs. Only the former group
provides synchronization support through its blocking read
and blocking write behavior. Consequently, the proposed de-
sign approach requires that each process of the system has
at least one input synchronizing CP and at least one output
synchronizing CP. The minimal compliance with this con-
dition allows the system to have a self-timed execution that
is controlled by the depth of the synchronizing CPs, sized




The synchronizing CPs signal the presence of a token next
to the storage of the data in the container to support imple-
menting the blocking read and blocking write of the CSDF
MoC (Section 5.1). Two types are available: a scalar FIFO and
a block FIFO (Figure 3).
The most general type, the block FIFO represented in
Figure 3, passes data units (typically a (macro)block) be-
tween processes. It is implemented as a first in first out queue
of data containers. The data in the active container within the
block FIFO can be accessed randomly. The active container
is the block that is currently produced/consumed on the pro-
duction/consumption side. The random access capability of
the active container requires a control signal (op mode) to
allow the following operations: (1) NOP, (2) read, (3) write,
and (4) commit. The commit command indicates the releas-
ing of the active block (in correspondence to last steps of the
actor firing in the CSDF model of Section 5.1.1).
The block FIFO oﬀers interesting extrafeatures.
(i) Random access in container allowing to produce val-
ues in a diﬀerent order than they are consumed, like
the (zigzag) scan order for the (I)DCT.
(ii) The active container can be used as scratch pad for lo-
cal temporary data.
(iii) Transfer of variable size data as not all data needs to be
written.
The scalar FIFO is a simplified case of the block FIFO,
where a block contains only a single data element and the
control signal is reduced to either read or write.
5.2.2. Nonsynchronizing communication primitives
The main problem introduced by the token based process-
ing is the impossibility of reusing data between two processes
and the incapability to eﬃciently handle parameters that are
not aligned on data unit boundaries (e.g., Frame/Slice based
parameters). In order to enable a system to handle these
exceptional cases expressed by relaxed edges in the CSDF
model (Section 5.1.1), the following communication prim-
itives are introduced: shared memory and configuration reg-
isters. As they do not oﬀer token support, they can only
be used between processes that are already connected (indi-
rectly) through synchronizing CPs.
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Table 2: Detailed information of the actors in the encoder CSDF graph.
Actor name Functionality Repetition rate WCRT (μs)
Input control Load the new video inputs 1 21.0
Copy control Fill the memory hierarchy 1 21.0
Motion estimation Find the motion vectors 1 21.0
Motion compensation Get predicted block and calculate error 6 3.5
Texture coding Transform, quantization and inverse 6 3.5
Texture update Add and clip compensated and predicted blocks 6 3.5
Entropy coding AC/DC, MV prediction and VLC coding 1 21.0























Figure 4: Nonsynchronizing communication primitives.
Shared memory
The shared memory, presented in Figure 4(a), is used to
share pieces of a data array between two or more processes.
It typically holds data that is reused potentially multiple
times (e.g., the search area of a motion estimation engine).
Shared memories are conceptually implemented as multi-
port memories, with the number of ports depending on the
amount of processing units that are simultaneously access-
ing it.
Larger shared memories, with as special case external
memory, are typically implemented with a single port. A
memory controller containing an arbiter handles the accesses
from multiple processing units.
Configuration registers
The configuration registers (Figure 4(b)) are used for unsyn-
chronized communication between functional components
or between hardware and remaining parts in the software.
They typically hold the scalars configuring the application
or the parameters that have a slow variation (e.g., frame pa-
rameters). The configuration registers are implemented as
shadow registers.
5.3. Video pipeline architecture
The construction of an architecture suited for the video en-
coder starts with building a CSDF graph of the high-level
optimized version. The granularity of the actors is chosen
fine enough to enable their eﬃcient implementation as hard-
ware accelerator. Eight actors (see Figure 5) are defined for
the MPEG-4 encoder. Table 2 contains a brief description of
the functionality of each actor and its repetition rate. Adding
the edges to the dataflow graph examines the communica-
tion between them and the required type of CP. The localized
processing of the encoder results in the use of block FIFOs
exchanging (macro)block size data at high transfer rates and
to synchronize all actors. The introduced memory hierarchy
requires shared memory CPs. At this point of the partition-
ing, all CPs of Figure 5 correspond to an edge and have an
unlimited depth.
By adding a pipelined and parallel operation as desired
schedule, the worst-case response time (WCRT) of each actor
is obtained with (1) for a throughput of 4CIF at 30 fps
(or 47520 macroblocks per second) and listed in Table 2.
These response times are used in the lifetime analysis (of
Section 5.1.2) to calculate the required buﬀer size of all CPs.
The resulting video pipeline has a self-timed behavior.
The concurrency of its processes is assured by correctly sizing
these communication primitives. In this way, the complete
pipeline behaves like a monolithic hardware accelerator. To
avoid interface overheads [39], the software orchestrator cal-
culates the configuration settings (parameters) for all func-
tional modules on a frame basis. Additionally, the CPs are
realized in hardware as power eﬃcient dedicated zero-copy
communication channels. This avoids first making a local
copy at the producer, then reading it back to send it over a
bus or other communication infrastructure and finally stor-
ing it in another local buﬀer at the consumer side.
6. RTL DEVELOPMENT AND
VERIFICATION ENVIRONMENT
The proposed RTL development and verification methodol-
ogy simplifies the HW description step of the design flow. It
covers the HDL translation and verification of the individ-
ual functional components and their (partial) composition
into a system. The separation of communication and com-
putation permits the isolated design of a single functional
module. Inserted probes in the C model generate the input
stimuli and the expected output characterizing the behavior
of the block. As the number of stimuli required to completely
test a functional module can be significant, the development
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Measured Not optimized2 Measured Not optimized3 Slices LUTs FFs BRAMs Mults
15 QCIF (L1) 3.2 4.0 37 0.28 0.29 8303 12 630 6093 16 17
15 CIF (L2) 12.9 17.6 149 1.14 1.14 9019 12 778 6335 23 17
30 CIF (L3) 25.6 35.2 149 2.25 2.28 9019 12 778 6335 23 17
30 4CIF (>L5) 100.7 140.6 594 9.07 9.12 9353 13 260 6575 36 17
2not optimized = proposed ME algorithm (directional squared search) without early stop criteria.
3not optimized = reading and writing every sample once.
environment supports simulation as well as testing on a pro-
totyping or emulation platform (Figure 6). While the high
signal visibility of simulation normally produces long simu-
lation times, the prototyping platform supports much faster
and more extensive testing with the drawback of less signal
observability.
Reinforcing the communication primitives on the soft-
ware model and on the hardware block allows the genera-
tion of the input stimuli and of the expected output from
the software model, together with a list of ports grouped in
the specification file (SPEC). The SPEC2VHDL tool gener-
ates, based on this specification (SPEC) file, the VHDL test-
benches, instantiates the communication primitives required
by the block, and also generates the entity and an empty ar-
chitecture of the designed block. The testbench includes a
VHDL simulation library that links the stimuli/expected out-
put files with the communication primitives. In the simula-
tion library basic control is included to trigger full/empty be-
havior. The communication primitives are instantiated from
a design library, which will also be used for synthesis. At this
point the designer can focus to manually complete only the
architecture of the block.
As the user finishes the design of the block, the exten-
sive testing makes the simulation time a bottleneck. In or-
der to speed up the testing phase, a seamless switch to a fast
prototyping platform based on the same SPEC file and stim-
uli/expected output is supported by SPEC2FPGA. This in-
cludes the generation of the software application, link to the
files, and low-level platform accesses based on a C/C++ li-
brary. Also the platform/FPGA required interfaces are gener-
ated together with the automatic inclusion of the previously
generated entity and implemented architecture.
To minimize the debug and composition eﬀort of the dif-
ferent functional blocks, the verification process uses the tra-
ditional two phases: first blocks are tested separately and then
they are gradually combined to make up the complete sys-
tem. Both phases use the two environments of Figure 6.
The combination of the two above described tools, cre-
ates a powerful design and verification environment. The de-
signer can first debug and correct errors by using the high
signals visibility of the simulation tools. To extensively test
the developed functional module, he uses the speed of the
prototyping platform to identify an error in a potential huge
test bed. As both simulation and hardware verification setups
are functionally identical, the error can be identified on the
prototyping platform with a precision that will allow a rea-
sonable simulation time (e.g., sequence X, frame Y) in view
of the error correction.
7. IMPLEMENTATION RESULTS
Each actor of Figure 5 is individually translated to HDL using
the development and verification approach described in the
previous section. The partitioning is made in such a way that
the actors are small enough to allow the designer to come up
with a manual RTL implementation that is both energy and
throughput eﬃcient. Setting the target operation frequency
to 100MHz, results in a budget of 2104 cycles per firing for
the actors with a repetition rate of 1 and a budget of 350 cy-
cles for the actors with a repetition rate of 6 (see Table 2). The
throughput is guaranteed when all actors respect this worst-
case execution time. Because of the temporal monotonic be-
havior (Section 5.1.1) of the self-timed executing pipeline,
shorter execution times can only lead to an equal or higher
performance.
The resulting MPEG-4 part 2 SP encoder is first mapped
on the Xilinx Virtex-II 3000 (XC2V3000-4) FPGA available
on the Wildcard-II [40] used as prototyping/demonstration
platform during verification. Second, the Synopsys tool suite
is combined with Modelsim to evaluate the power eﬃciency
and size of an ASIC implementation.
7.1. Throughput and Size
Table 3 lists the operation frequencies required to sustain the
throughput of the diﬀerent MPEG-4 SP levels. The current
design can be clocked up to 100MHz both on the FPGA1
and on the ASIC, supporting 30 4CIF frames per second, ex-
ceeding the level 5 requirements of the MPEG standard [41].
Additionally, the encoder core supports processing of multi-
ple video sequences (e.g., 4×30 CIF frames per second). The
user can specify the required maximum frame size through
the use of HDL generics to scale the design according to his
needs (Table 3).
1 Frequency achieved for Virtex4 speed grade−10. Implementation on Vir-
tex2 or Spartan3 may not reach this operating frequency.

































































































































































Figure 6: Development and verification environment.
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Table 4: Hardware characteristics of the encoder core
Encoder core Power distribution (4CIF 30 fps)
Process UMC 180 nm, 1.62V part power (mW) share %
Area 3.1× 3.1mm2 block FIFO 16.4 23.1
Gate size 88 kGates + 400 kbit SRAM shared memory 13.3 18.7
oﬀ-chip memory 600Kbyte scalar FIFO 3.8 5.4
Power consumption
3.2mW QCIF 15 fps (L1) texture coding 20.7 29.2
9.7mW CIF 15 fps (L2) motion estimation 7.4 10.5
19.2mW CIF 30 fps (L3) entropy coder 3.4 4.7
71mW 4CIF 30 fps (>L5) other 6.0 8.4



































[44] 3.0 (L3) 180, — 36 116 170 43 161 k — 116 3.0 38.1 12.5
[45] 1.5 (L2) 180, 1.5 13.5 29 400 — 2M — 29 1.5 19.1 12.5
[47] 0.4 (L1) 180, 1.5 70 170 — 128 128 k4 0 170 0.4 447.2 1176.3
[46] 1.5 (L2) 130, 1.5 125 160 3000 — 2M4 0 261 1.1 279.3 254.3
[43] 3.0 (L3) 350, 3.3 40 257 2075 39 2M >5 14 2.7 5.2 1.9
[42] 27.6 (>L5) 130, 1.3 81 120 390 80 >2.6M 17 249 23.0 13.3 0.6
[51] 9.2 (L4) 130, 1.2 40.5 50 800 — — — 119 8.3 18.0 2.2
[39] 9.2 (L4) 130, 1 — 9.6 170 — — — 31 10.0 4.1 0.4
[52] 9.2 (L4) 180, 1.4 28.5 18 201 36 — — 21 9.9 2.1 0.2
This
work
12.2 (>L5) 180, 1.6 101 71 87 400 594 k 2 61 11.3 5.4 0.5
4Moved on-chip using embedded DRAM.
5Assuming 1 gate = 4 transistors.
7.2. Memory requirements
On-chip BRAM (FPGA) or SRAM (ASIC) is used to im-
plement the memory hierarchy and the required amount
scales with the maximum frame size (Table 3). Both the
copy controller (filling the buﬀerYUV and search area, see
Figure 5) and the texture update make 32 bit burst accesses
(of 64 bytes) to the external memory, holding the recon-
structed frame with a block-based data organization. At 30
4CIF frames per second, this corresponds in worst-case to 9.2
Mtransfers per second (as skipped blocks are not written to
the reconstructed frame, the values of the measured external
transfers in Table 3 are lower). In this way, our implementa-
tion minimizes the oﬀ-chip bandwidth with at least a factor
of 2.5 compared to [42–45] without embedding a complete
frame memory as done in [46, 47] (see also Table 5). Addi-
tionally, our encoder only requires the storage of one frame
in external memory.
7.3. Power consumption
Power simulations are used to assess the power eﬃciency of
the proposed implementation. They consist of 3 steps. (1)
Synopsys [48] DC Compiler generates a gate level netlist and
the list of signals to be monitored for power (forward switch-
ing activity file). (2) ModelSim [49] RTL simulation tracks
the actual toggles of the monitored signals and produces the
back-annotated switching activity file. (3) Synopsys Power
Compiler calculates power numbers based on the gate level
netlist from step 1 and back annotated switching activity file
from step 2. Such prelayout gate-level simulations do not
include accurate wire-loads. Internal experiments indicate
their impact limited to a 20% error margin. Additionally, I/O
power is not included.
Table 4 gives the characteristics of the ASIC encoder core
when synthesized for 100MHz, 4CIF resolution. It also lists
the power consumptions while processing the City reference
video sequence at diﬀerent levels when clocked at the corre-
sponding operation frequency of Table 3. These numbers do
not include the power of the software orchestrator.
Carefully realizing the communication primitives on the
ASIC allows balancing their power consumption compared
to the logic (Table 4): banking is applied to the large on-chip
buﬀerYUV and the chip-enable signal of the communication
primitives is precisely controlled to shut down the CP ports
when idle. Finally, clock-gating is applied to the complete en-
coder to further reduce the power consumption. To compare
the energy eﬃciency to the available state of the art solu-
tions, the power consumption of all implementations (listed
in Table 5) is scaled to the 180 nm, 1.5 V technology node,
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Figure 7: Activity diagram of the video pipeline in regime mode. The texture coding (TC) is the critical path in the I frame, motion
estimation (ME) is the critical path in the P frame.
using (2), where P is the power, Vdd is the supply voltage and
λ is the feature size. The ITRS roadmap [4, 50] indicates that
beyond 130 nm, the quadratic power scaling (α = β = 2 in









Similarly, the throughput T needs to be scaled as it directly
related to the achievable operation frequency that depends
on the technology node. A linear impact by both the feature










The scaled energy per pixel in Table 5 compares the avail-
able state of the art MPEG-4 video encoders in a the 180 nm,
1.5 V technology node. The proposed core is clearly more en-
ergy eﬃcient than [42, 44, 45, 51]. The power consumption
of [43], including a SW controller, is slightly better (note that
this work does not include the SW orchestrator). However,
taking the oﬀ-chip memory accesses into account when eval-
uating the total system power consumption, the proposed
solutions has a (at least) 2.5 times reduced oﬀ chip trans-
fer rate, leading to the lowest total power consumption. Even
when compared to the ASICs containing embedded DRAM
[46, 47], our implementation is more power-eﬃcient as only
1.5mW is required at L2 (15 CIF fps) to read and write every
pixel from the external memory (assuming 1.3 nJ per 32 bit
transfer). For L1 and L2 throughput respectively, [46, 47]
consume more than 150mW (Table 5). Our implementation
delivers 15 CIF fps (L2) consuming only 9.7+1.5 = 11.4mW.
Using complementary techniques, like a low-power CMOS
technology, [39, 52] achieve an even better core energy ef-
ficiency. Insuﬃcient details prevent a complete comparison
including the external memory transfer cost.
The last column of Table 5 presents the scaled energy de-
lay product. This measure includes the scaled throughput as
delay per pixel. The previous observations also hold using
this energy delay product, except for the 30 CIF fps of [43]
having now a worse result than the proposed encoder. Note
that a complete comparison should also include the coding
eﬃciency of the diﬀerent solutions as algorithmic optimiza-
tions (like diﬀerent ME algorithms) sacrifice compression
performance to reduce complexity. Unfortunately, not all re-
ferred papers contain the required rate-distortion informa-
tion to make such evaluation.
7.4. Effect of the high-level optimizations
The algorithmic optimizations of Section 4 reduce the aver-
age number of cycles to process a macroblock compared to
the worst-case (typically around 25%, see Table 3) and hence
lower the power consumption.
Figure 7 shows the activity diagram of the pipelined en-
coder in regime mode. The signal names are the acronyms
of the diﬀerent functional modules in Figure 5. During the
I frame (left side of the dotted line in Figure 7), the texture
coding (“TC”) is the critical path as it always processes the
complete error block.
During a P frame (right side of the dotted line in
Figure 7), the search for a good match in the previous frame
is the critical path (“ME”). The early stop criteria sometimes
shorten the amount of cycles required during the motion es-
timation. When this occurs, often a good match is found, al-
lowing the texture coding to apply its intelligent block pro-
cessing that reduces the amount of cycles spend to process the
macroblock. In this way both critical paths are balanced (i.e.,
without algorithmic tuning of the texture coding, this pro-
cess would become the new critical path in a P frame). Ad-
ditionally, a good match leads to a higher amount of skipped
blocks with possible zero motion vectors. Consequently, the
algorithmic tuning reduces the amount of processing and
data communication, leading to improved power eﬃciency.
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8. CONCLUSIONS
Modern multimedia applications seek to improve the user
experience by invoking advanced techniques and by increas-
ing resolutions. To meet the power and heat dissipation lim-
itations of portable devices, their implementation requires
a set of various power optimization techniques at diﬀerent
design levels: (i) redefine the problem to reduce complexity,
(ii) introduce parallelism to reduce energy per operation and
(ii) add specialized hardware as it achieves the best energy
eﬃciency. This philosophy is reflected in the proposed de-
sign flow bridging the gap between a high-level specification
(typically C) into the final implementation at RTL level. The
typical data dominance of multimedia systems motivates the
memory and communication focus of the design flow.
In the first phase of the design flow, the reference code
is transformed through memory and algorithmic optimiza-
tions into a block-based video application with localized pro-
cessing and data flow. Memory footprint and frame memory
accesses are minimized. These optimizations prepare the sys-
tem for introducing parallelism and provide a reference for
the RTL development.
The second design phase starts with partitioning the ap-
plication in a set of concurrent processes to achieve the
required throughput and to improve the energy eﬃciency.
Based on a CSDF model of computation, used in a specific
way to also express implementation specific aspects, the re-
quired buﬀers sizes of the graph edges are calculated to ob-
tain a fully pipelined and parallel self-timed execution. By
exploiting the principle of separation of communication and
computation, each actor is translated individually to HDL
while correctly modeling its communication. An automated
environment supports the functional verification of such
component by combining simulation of the RTL model and
testing the RTL implementation on a prototyping platform.
The elaborate verification of each single component reduces
the debug cycle for integration.
The design methodology is demonstrated on the devel-
opment of a MPEG-4 Simple Profile video encoder capable
of processing 30 4CIF (704×576) frames per second or mul-
tiple lower resolution sequences. Starting from the reference
code, a dedicated video pipeline is realized on an FPGA and
ASIC. The core achieves a high degree of concurrency, uses a
dedicated memory hierarchy and exploits burst oriented ex-
ternal memory I/O leading to the theoretical minimum of
oﬀ-chip accesses. The video codec design is scalable with a
number of added compile-time parameters (e.g., maximum
frame size and number of bitstreams) which can be set by
the user to best suit his application. The presented encoder
core uses 71mW (180 nm, 1.62V UMC technology) when
processing 4CIF at 30 fps.
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